



Assessing and Optimizing Microarchitectural Performance of Event Processing Systems

